Welcome to 20-sim
What is new in 20-sim?
Requirements
Contact
Privacy Statement
Installation
Quick Tour
Editor
Simulator
Language Reference
- Introduction
- Keywords
- Types
  - Data Types
  - Boolean
  - Integer
  - Real
  - String
  - Typecasting
- Functions
  - Functions
  - Arithmetic
    - abs
    - algebraic
    - ceil
    - constraint
    - ddt
    - derivative
    - dly
    - energyfunction
    - exp
    - exp10
    - exp2
    - floor
    - initialvalue
    - int
    - limint
    - limit
    - log
    - log10
    - log2
    - resint
    - round
    - sign
    - square
    - sqrt
    - tdelay
    - trunc
  - Discrete
    - hold
    - next
    - previous
    - sample
  - Event
    - event
    - eventdown
    - eventup
    - frequencyevent
    - timeevent
  - Expansion
    - equal
    - mul
    - sum
  - External
  - Matrix
    - adjoint
    - Adjoint
    - antisym
    - columns
    - cross
    - det
    - diag
    - eye
    - homogeneous
    - inner
    - inverse
    - inverseH
    - linsolve
    - max
    - min
    - msum
    - multiplyH
    - norm
    - norminf
    - rows
    - skew
    - sym
    - tilde
    - trace
    - transpose
  - Port
    - collect
    - direct
    - first
  - Source
    - gauss
    - impulse
    - ramp
    - ran
      - Random Seed
    - step
  - Trigonometric
    - arcsin
    - arccos
    - arccosh
    - arcsinh
    - arctan
    - arctanh
    - atan2
    - cos
    - cosh
    - sin
    - sinh
    - sincos
    - tanh
    - tan
- Operators
  - Operators
  - Arithmetic
  - Binary
    - bitand
    - bitclear
    - bitcmp
    - bitget
    - bitinv
    - bitor
    - bitset
    - bitshift
    - bitshiftright
    - bitxor
    - swapbytes
  - Boolean
    - and
    - or
    - xor
  - Comparison
  - Prefix
- Statements
- Matrices and Vectors
  - Declaration
  - Notation
  - Use
- Advanced Topics
Toolboxes
Library
Modeling Tutorial

CompareLE

Navigation: Library > Signal > Logical > Boolean >

CompareLE

Library

Signal\Logical\Boolean

Use

Domains: Discrete, Continuous. Size: 1-D. Allowed in: Block Diagrams.

Description

This model compares two input real signals and outputs the result as a boolean output according to the following table:

inputs	output
input1 <= input 2	true
input1 > input 2	false

Interface

Port name	Data type	Description	Range
Inputs
input1	real	First input	real
input2	real	Second input	real
Outputs
output	boolean	Result of the input1 <= input2	false/true