Signal\Logical\Boolean
Domains: Discrete, Continuous. Size: 1-D. Allowed in: Block Diagrams.
The output signal of this model is equal to false
Port name |
Data type |
Description |
Range |
Outputs |
|||
output |
boolean |
False |
false |