Signal\Discrete
Domains: Discrete. Size: 1-D. Allowed in: Block Diagrams.
This models generates a logical discrete clock signal, i.e. a signal that changes from true (1) to false (0) and vice-versa, each sample time.
Outputs |
Description |
output |
|
Parameters |
|
initial |
Initial value of the output. |
The output of this model is a discrete signal. 20-sim will automatically detect the existence of discrete models. Each chain of discrete models will be assigned a specific sampletime. You can set this sample time to any desired value in the Simulator (choose Properties, Simulation and Discrete System).