Signal\Logical\Real
Domains: Discrete, Continuous. Size: 1-D. Allowed in: Block Diagrams.
The output signal of this model is equal to 1.0 (true)
Port name |
Data type |
Description |
Range |
Outputs |
|
||
output |
real |
1.0 |
fixed output |