Navigation: Library > Signal > Logical > Real >
Signal\Logical\Real
Domains: Discrete, Continuous. Size: 1-D. Allowed in: Block Diagrams.
The output signal of this model is equal to 0
Port name
Data type
Description
Range
Outputs
output
real
False
0