Invertor

Navigation:  Library > Signal > Logical >

Invertor

Previous pageReturn to chapter overviewNext page

Library

Signal\Logical

Use

Domains: Discrete, Continuous. Size: 1-D. Allowed in: Block Diagrams.

Description

The output signal of this model is according the truth table below:

input

output

false

true

true

false

 

with

 

false

true

inputs

<= 0.5

> 0.5

output

0.0

1.0

Interface

Inputs

Description

input

 

Outputs

 

output