Signal\Logical\Discrete
Domains: Continuous. Size: 1-D. Kind: Block Diagrams.
This models generates a logical discrete clock signal, i.e. a signal that changes from true (1) to false (0) and vice-versa, each sample time.
Outputs |
Description |
output |
|
Parameters |
|
initial T |
Initial value of the output. Clock-period. |